IN THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) A method of preventing live-lock in a multiprocessor system, the method comprising:

identifying a first bus transaction that is a nonmodifying transaction on the shared resource;

identifying a first second bus transaction that attempts to modify a shared resource; setting a status bit to indicate that a bus transaction attempting to modify the shared resource is pending; and

retrying the first bus transaction and each subsequent nonmodifying bus transaction for the shared resource until the status bit is cleared.

- 2. (Currently Amended) The method of claim 1 further comprising clearing the status bit when the first second bus transaction completes.
- 3. (Original) The method of claim 1 further comprising clearing the status bit randomly.
- 4. (Original) The method of claim 1 further comprising clearing the status bit at periodic intervals.
- 5. (Original) The method of claim 4 wherein the periodical intervals are longer than a length of time for a bus transaction to complete.
- 6. (Original) The method of claim 1 further comprising clearing the status bit using a pseudo-random method.
- 7. (Currently Amended) A method of preventing live-lock in a multiprocessor system, the method comprising:

issuing a first bus transaction to read the cache line;

granting the cache line for the first bus transaction;

issuing a first second bus transaction that attempts to modify a cache line;

setting a status bit to indicate that a bus transaction attempting to modify the cache line is pending;

issuing a second bus transaction to read the cache line;

retrying the second first bus transaction if the status bit is set;

reissuing the first second bus transaction that attempts to modify the cache line; and granting the cache line for the reissued first second bus transaction if the status bit is set for the cache line.

- 8. (Currently Amended) The method of claim 7 further comprising clearing the status bit when the reissued first second bus transaction complete.
- 9. (Original) The method of claim 7 further comprising clearing the status bit pseudorandomly.
- 10. (Currently Amended) A multiprocessor computer system comprising:
 - a plurality of processors;
 - a resource shared by the plurality of processors;
- at least one system bus interconnecting the shared resource and the plurality of processors;
- a plurality of buffers, each one of the plurality of buffers associated with a bus transaction initiated on the at least one system bus by one of the processors; and
- a status indicator associated with each one of the plurality of buffers, the status indicator being set to indicate that nonmodifying bus transactions are to be retried when a modifying bus transaction attempts to access the shared resource. when a first one of the processors initiates a bus transaction attempting to modify the shared resource and the bus transaction is retried.
- 11. (Original) The multiprocessor computer system of claim 10 wherein four processors are coupled to each one of the system buses.

Title: PREVENTION OF LIVE-LOCK IN A MULTI-PROCESSOR SYSTEM

- (Original) The multiprocessor computer system of claim 10 wherein the at least one 12. system bus comprises two processor buses.
- (Original) The multiprocessor computer system of claim 10 having four processors 13. coupled to each one of the two processor buses.
- (Original) The multiprocessor computer system of claim 13 further comprising an 14. input/output bus.
- A multiple bus, multiprocessor computer system comprising: 15. (Currently Amended)
 - a plurality of processors;
 - a plurality of data cache memories;
 - a system memory shared by the plurality of processors;
- at least two buses interconnecting the system memory with the plurality of data cache memories and the plurality of processors; and
 - a controller comprising:,
- a plurality of buffers, each one of the plurality of buffers associated with a bus transaction initiated on one of the buses by one of the processors; and
- a status indicator associated with each one of the plurality of buffers, the status indicator being set to indicate that nonmodifying bus transactions are to be retried when a modifying bus transaction attempts to access the system memory. when a first one of the processors initiates a bus transaction attempting to modify the system memory and the bus transaction is retried.
- (Original) The multiple bus, multiple processor system of claim 15 wherein each one of 16. the at least two buses is coupled to four of the processors.
- An integrated circuit comprising: 17. (Currently Amended)
 - a bus interface to control a plurality of bus transactions;
 - a coherency module to maintain cache coherency for a plurality of cache lines; and

a buffer manager comprising,

a plurality of buffers, each one of the buffers to store information associated with one of the plurality of bus transactions received by the bus interface; and

a plurality of status indicators being set to indicate that nonmodifying bus transactions are to be retried when a modifying bus transaction attempts to access the one of the cache lines that one of the bus transactions attempting to modify one of the cache lines is retried; at least one of the status indicators associated with each one of the buffers.

- (Original) The integrated circuit of claim 17 wherein the buffer manager further 18. comprises logic to determine a type of bus transaction occurring on a bus.
- (Original) The integrated circuit of claim 17 wherein the buffer manager further 19. comprises logic to determine if two of the bus transactions are contending for a same cache line.
- (Original) The integrated circuit of claim 17 further comprising logic to reset all of the 20. plurality of status indicators.
- (Original) The integrated circuit of claim 17 comprising 64 buffers and 64 status 21. indicators.